For a pipelines CPU with a single ALU, consider the following : A. The j + 1st instruction uses the result of jth instruction as an operand B. Conditional jump instruction C. jth and j + 1st instructions require ALU at the same time Which one of the above causes a hazard?
💬 Comments (0)